


**(a)** A NAND gate as an inverted input OR gate.



**(b)** A NOR gate as an inverted input AND gate.